

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
11 March 2004 (11.03.2004)

PCT

(10) International Publication Number  
WO 2004/021609 A1

(51) International Patent Classification<sup>7</sup>: H04B 10/00

(21) International Application Number:  
PCT/US2003/026956

(22) International Filing Date: 28 August 2003 (28.08.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/406,831 29 August 2002 (29.08.2002) US

(71) Applicant (for all designated States except US): BAE  
SYSTEMS INFORMATION AND ELECTRONIC  
SYSTEMS INTEGRATION INC. [US/US]; 65 Spit  
Brook Road, Nashua, NH 03060 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): THIELE, Matthew, J.  
[US/US]; 2 Old Forge Road, Hampstead, NH 03841 (US).

(74) Agents: NG, Antony, P. et al.; Bracewell & Patterson,  
L.L.P., P.O. Box 969, Austin, TX 78767-0969 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,  
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,  
UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,  
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,  
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: DATA PROCESSING NETWORK HAVING AN OPTICAL NETWORK INTERFACE



(57) Abstract: An optical data processing network having an optical network interface is disclosed. The optical data processing network includes a first multi-processor system (10) and a second multi-processor system (20). The first multi-processor system (10) includes a first set of processors (11) and a first set of optical network interfaces (12) electrically coupled to the first set of processors (11). Similarly, the second multi-processor system (20) includes a second set of processors (21) and a second set of optical network interfaces (22) electrically coupled to the second set of processors (21). An optical cable (19) is connected between the first set and the second set of optical network interfaces (12, 22). The first multi-processor system (10) communicates with the second multi-processor system (20) via the optical cable (19).

**DATA PROCESSING NETWORK HAVING AN OPTICAL NETWORK  
INTERFACE**

**RELATED PATENT APPLICATION**

5           The present patent application claims priority to copending provisional application U.S. Serial No. 60/406,831, filed on August 29, 2002.

**BACKGROUND OF THE INVENTION**

10           **1.     Technical Field**

          The present invention relates to computer networks in general, and in particular to optical computer networks. Still more particularly, the present invention  
15       relates to a data processing network having an optical network interface.

**2.     Description of the Related Art**

          In general, multi-processor systems are employed to solve problems that  
20       cannot be solved quickly or efficiently with single processor systems. All processors within a multi-processor system are typically interconnected to each other. Such interconnections are typically accomplished by a network switch connected to each processor that can switch signals from any processor to any other processor.

25           As the processing speed of processors become faster, the speed that they need to communicate with each other also increases in order to maintain optimum performance in a multi-processor system. The amount of data transferred among processors also increases as the speed of the processor increases. Thus, the network

switches tend to become the bottle-neck of a multi-processor system and subsequently limit the overall performance of the multi-processor system.

5 Further, in some cases, the more processors there are in a multi-processor system, the more wires are needed to connect from processors to a network switch. As a result, the cabling becomes too bulky.

The present disclosure describes an improved data processing network having multi-processors.

## SUMMARY OF THE INVENTION

In accordance with a preferred embodiment of the present invention, an optical data processing network includes a first multi-processor system and a second multi-processor system. The first multi-processor system includes a first set of processors and a first set of optical network interfaces electrically coupled to the first set of processors. Similarly, the second multi-processor system includes a second set of processors and a second set of optical network interfaces electrically coupled to the second set of processors. An optical cable is connected between the first set and the second set of optical network interfaces. The first multi-processor system communicates with the second multi-processor system via the optical cable.

The optical network interface is a single integrated component formed by two chips. The first chip uses optical circuitry with the various voltage and signal characteristics that are required for optical communication. The second chip uses electrical circuitry with the various voltage and signal characteristics that are required for electrical communication. The optical network interface is connected to both a processor and a fiber optic network. During operation, the first chip interfaces with the fiber optic network and the second chip interfaces with the processor to provide an optical channel between the processor and the fiber optic network.

All objects, features, and advantages of the present invention will become apparent in the following detailed written description.

### BRIEF DESCRIPTION OF THE DRAWINGS

The invention itself, as well as a preferred mode of use, further objects, and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a block diagram of a data processing network, in accordance with a preferred embodiment of the present invention; and

Figure 2 is a block diagram of an optical network interface within the multi-processor system of Figure 1, in accordance with a preferred embodiment of the present invention.

## DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

Given the density that can be economically achieved with the use of vertical cavity surface emitting laser (VCSEL) technology, a solution for the above-mentioned bottle-neck problem of a multi-processor data processing network is to utilize a group of optical fibers that provides full-time point-to-point connections between every processor. Such solution reduces the overall complexity and expense of providing routing and switching functions required by most multi-processor data processing network today. An additional benefit is the degree of deterministic latency that can be supported with the hardwired connections from one processor to another.

Referring now to the drawings and in particular to Figure 1, there is illustrated a block diagram of a data processing network, in accordance with a preferred embodiment of the present invention. As shown, a data processing network 5 includes a multi-processor system 10 and a multi-processor system 20. Multi-process system 10 includes multiple general purpose processors (GPPs), such as GPPs 11a-11n. Each of GPPs 11a-11n is connected to a respective one of optical network interfaces 12a-12n. Optical network interfaces 12a-12n are connected to an optical network 13.

Similarly, multi-processor system 20 includes multiple reconfigurable compute engines (RCEs), such as RCEs 21a-21n. Each of RCEs 21a-21n is connected to a respective one of optical network interfaces 22a-22n. Optical network interfaces 22a-22n are also connected to an optical network 23.

Multi-processor system 10 and multi-processor system 20 communicate to each other via optical network 13, an optical cable 19 and optical network 23.

Preferably, optical network interfaces 12a-12n and 22a-22n are identical to each other. Hence, only optical network interface 12a will be further explained in

details. With reference now to Figure 2, there is depicted a block diagram of optical network interface 12a within multi-processor system 10 from Figure 1, in accordance with a preferred embodiment of the present invention. In general, optical network interface 12a includes two components, namely, an optical component 31 and an electrical component 41. Optical component 31 includes an optical interface 32, multiple detectors 33a-33n, and multiple VCSELs 34a-34n. VCSELs 34a-34n in combination with detectors 33a-33n, which is intended to be connected to an optical network, transmits and receives optical signals to and from the optical network. Once an optical signal is received by optical interface 32, detectors 33a-33n translate the received optical signal to an electrical signal. VCSELs 34a-34n convert electrical signals to optical signals to be transmitted to optical interface 32.

Electrical component 41 includes circuitry for managing the networking functions of optical network interface 12a. Specifically, electrical component 41 includes multiple decoders 42a-42n, a receive router 43, multiple receive buffers 44a-44n, multiple encoders 45a-45n, a send router 46, multiple send buffers 47a-47n, and an electrical interface 48.

Electrical interface 48 receives messages (*i.e.*, electrical signals) originated from, for example, GPP 11a (from Figure 1). The messages are structured as a sequential set of parallel data words. The data words are presented to electrical interface 48 as 64 parallel electrical connections. Electrical interface 48 is designed to be compatible with the above-mentioned signal structure and forwards the data to one of several available send buffers 47a-47n. Send router 46 is subsequently signaled that one of send buffers 47a-47n has been loaded and is ready for transmission. The first several bytes of send buffers 47a-47n contain the priority and destination address for the contents of that buffer. Send router 46 then connects that buffer to one of encoders 45a-45n that is connected to the specified destination node's dedicated link. The data is then clocked into one of encoders 45a-45n where the data is encoded as an 8B/10B

structure. Next, the data is converted from parallel data to a serial data stream. The serial data stream is then forwarded to one of VCSELs 34a-34n as a differential electrical signal preferably at a rate of 2.5 Gigabit per second.

5           In contrast, optical signals from an optical network are presented to optical interface 32 and the optical signals are forwarded to one of detectors 33a-33n in which the optical signals are converted to differential electrical signals in the form of a serial data stream. The rate of conversion is preferably 2.5 gigabits per second. The serial data stream is then forwarded to one of decoders 42a-42n in which the serial  
10       data stream is converted to a corresponding set of parallel data. The 8B/10B encoding is then removed from the parallel data to recover the data. The data is then forwarded to receive router 43 where the data is directed into an available buffer. When message has been received, GPP 11a is signaled. Once GPP 11a indicates that it is ready to accept messages, electrical interface 48 performs the final conversion to make the data  
15       compatible with the interface of GPP 11a.

          It is possible to modify the operation of the protocol to support a zero-copy transfer of data, if necessary. In such a case, a destination node is signaled by a source node. The size of the message is then communicated. Once the source  
20       node receives a "clear to send" signal from the destination node, the path is established through the send and receive routers and the transmission of data is initiated. The path is maintained until the transmission is complete.

          Due to differences in technologies and associated manufacturing  
25       processes, optical component 31 and electrical component 41 are preferably manufactured as separate components. Each of optical component 31 and electrical component 41 is designed with complementary physical and electrical characteristics. The process of manufacturing optical component 31 and electrical component 41 is described in details in the United States Patent 6,316,286 B1, the pertinent of which is



incorporated by reference herein. Bump bonding of the chip having optical component 31 and the chip having electrical component 41 may be employed to form the final integrated component, that is, optical network interface 12a.

5           As has been described, the present invention provides a multi-processor network system having an optical network interface. Although processors are used to illustrate the preferred embodiment of the present invention, it is understood by those skilled in the art that the processor can be replaced by similar devices such as gateways, field programmable gate arrays, sensors, etc.

10

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

**CLAIMS**

What is claimed is:

- 5        1.        A data processing network comprising:
- a first multi-processor system having
- a first set of processors; and
- 10                           a first set of optical network interfaces electrically coupled to said  
                         first set of processors;
- a second multi-processor system having
- 15                           a second set of processors; and
- a second set of optical network interfaces electrically coupled to  
                         said second set of processors; and
- 20                           an optical cable connected between said first set of optical network  
                         interfaces and said second set of optical network interfaces, wherein said first  
                         multi-processor system communicates with said second multi-processor system  
                         via said optical cable.

2. The data processing network of Claim 1, wherein said first mutli-processor system further includes an optical network connected between said first set of optical network interfaces and said optical cable.

5 3. The data processing network of Claim 1, wherein said second mutli-processor system further includes an optical network connected between said second set of optical network interfaces and said optical cable.

10 4. The data processing network of Claim 1, wherein said first set of processors is a plurality of gateways.

5. The data processing network of Claim 1, wherein said first set of processors is a plurality of field programmable gate arrays

15 6. The data processing network of Claim 1, wherein said first set of processors is a plurality of sensors.

20 7. The data processing network of Claim 1, wherein said second set of processors is a plurality of gateways.

8. The data processing network of Claim 1, wherein said second set of processors is a plurality of field programmable gate arrays

25 9. The data processing network of Claim 1, wherein said second set of processors is a plurality of sensors.

10. An optical network interface comprising:

an optical component having

5 an optical interface;

a detector array coupled to said optical interface; and

10 a vertical cavity surface emitting laser (VCSEL) array; and

an electrical component having

a decoder array and an encoder array;

15 a receive router and a send router;

a receive buffer array and a send buffer array; and

20 an electrical interface.

11. The optical network interface of Claim 1, wherein said optical component and said electrical component are connected to each other via bump bonding.

5




FIG. 1




FIG. 2

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/26956

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(7) : H04B 10/00

US CL : 398/116

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 398/116, 115, 141

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| Y          | US 5,497,465 A (CHIN et al.) 05 March 1996 (05.03.1996), Figures 1 and 29.         | 1-9, 11               |
| Y          | US 6,249,363 B1 (ARITA et al.) 19 June 2001 (19.06.2001), Figure 1.                | 1-9, 11               |
| Y          | US 6,016,211 A (SZYMANSKI et al.) 18 January 2000 (18.01.2000), Figure 33.         | 10                    |
| Y          | US 6,163,642 A (HUPPENTHAL) 19 December 2000 (19.12.2000), Figure 8.               | 10                    |
| A          | US 4,979,138 A (ARRATHOON) 18 December 1990 (18.12.1990), Figure 12.               | 1-11                  |

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;"

document member of the same patent family

Date of the actual completion of the international search

07 January 2004 (07.01.2004)

Date of mailing of the international search report

23 JAN 2004

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

Facsimile No. (703)305-3230

Authorized officer

Jason Chan

Telephone No. 703-305-4700